


121

123

1	IV.	ICE 0xt		ddr '003		:				;	SP	R A	d d	lres	ss: (0x(03	0			Re	ese	t va	ılu	e: (0x0	00	000	000	
31 3	0 29	28	27	26 2	5 2	4	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1.	0
I					A	ny	V V 2	ılu	e		-	-	**			·		I <u></u>	1	,	S1	eep	Cì	T	l				.	L.`.
t																														
O																														
У															L															
														FI	ſ Ĝ	, 7 .	2	A.			t	9.	7	•						







				3
	2:10	7000	28	35
ÇoŞ	<i>-</i>	Ę	1	
5	4	()	
	20		, 	
	9 2		Ŭ	
	8	Ry	Rye	
	-0			
			0	
	- 4	æ	Rxe	
	_ 49		_	
	- 9		J	
	- 1			
	- 8	¥	Rte	
	70			
	~			
	0 0	0	e E	
	2 6	boo	000	
	4 2	ALUopcode	MAUopcode	
ng	2	∢	≥ ;	
odi	2			
Enc	77	:=		7"
uo	2 2 2 2 8 7 6 5	<u> </u>	,	523
ALU Operation Encoding	9	'S	a .	
Ö	ი 0	Group	<u>.</u>	
ALL	w <i>←</i>	<u> </u>		

Arithmetic Scalar Flags Affected (on least significant operation)

C = 1 if a carry occurs, 0 otherwise

N = MSB of result

V = 1 if an overflow occurs, 0 otherwise

Z = 1 if result is zero, 0 otherwise

See also ASF Definitions in chapter on Conditional Execution.

Cycles: 1

Arithmetic Execution Unit ~ 504 00 = ALU

01 = MAU 10 = DSU

11 = Reserved

111 = 1 Doubleword (1D) 001 = 2 Halfwords (2H) 101 = 4 Halfwords (4H) Integer Data Packing 205 110 = 2 Words (2W) 010 = 1 Word (1W)100 = 8 Bytes (8B) 000 = 4 Bytes (4B) 011 = Reserved

	Server Server
	D
	D
õ	The graph of the first trees of the second o
Ę.	
egis	ļŪ
ع ع	Ĵ
že Ž	¥
<u>.</u>	
) G	M
S	
	**
Ę	
n K	14
S.	-
iste	- 1
ē	
<u> 2</u>	[]
SOL	Ē
Description he sum of source registers Rx and Ry is stored in target register Rt.	/ntax/Operal
	Ž
Jes F	٤١
	- 1

Instruction	Operands	Operation	ACF
a w mentahandikadirat ()			Doubleword.
ADD.[SP][AM].1D	Rte, Rxe, Rye	Rtol Rte ← Rxo Rxe + Ryo Rye	None
[TF].ADD.[SP][AM].1D	Rte, Rxe, Rye	Do operation only if T/F condition is satisfied in F0	None
			Word
ADD.[SP][AM].1W	Rt, Rx, Ry	Rt ← Rx + Ry	None
[TF].ADD.[SP][AM].1W	Rt, Rx, Ry	Do operation only if T/F condition is satisfied in F0	None
			Dual Words
ADD.[SP][AM].2W	Rte, Rxe, Rye	Rto ← Rxo+Ryo Rte ← Rxe+Rye	None
[TF].ADD.[SP][AM].2W	Rte, Rxe, Rye	Do operation only if T/F condition is satisfied in F0	None
ADD.[SP][AM].2H	Rt, Rx, Ry	Rt.H1 ← Rx.H1 + Ry.H1 Rt.H0 ← Rx.H0 + Ry.H0	Dual Harwords None
[TF].ADD.[SP][AM].2H	Rt. Rx. Ry	Do operation only if T/F condition is satisfied in F0	. None
ADD.[SP][AM].4H	Rte, Rxe, Rye	Rto.H1 ← Rxo.H1 + Ryo.H1 Rto.H0 ← Rxo.H0 + Ryo.H0 Rtb.H1 ← Rxe.H1 + Rye.H1 Rtb.H0 ← Rxe.H0 + Rye.H0	Quad Halfwords None
[TF].ADD.[SP][AM].4H	Rte, Rxe, Rye	Do operation only if T/F condition is satisfied in FO	None
ADD.[SP][AM].4B	Rt, Rx, Ry	Rt.B3 ← Rx.B3 + Ry.B3 Rt.B2 ← Rx.B2 + Ry.B2 Rt.B1 ← Rx.B1 + Ry.B1 Rt.B0 ← Rx.B0 + Ry.B0	Quad Bytes None
[TF].ADD.[SP][AM].4B	Rt, Rx, Ry	Do operation only if T/F condition is satisfied in F0	0 None
ADD.[SP][AM].8B	Rte, Rxe, Rye	Rto.B3 ← Rxo.B3 + Ryo.B3 Rto.B2 ← Rxo.B2 + Ryo.B2 Rto.B1 ← Rxo.B2 + Ryo.B1 Btc.B0 ← Rxo.B1 + Ryo.B1	Octal Bytes None
		Rte.B3 ← Rxe.B3 + Rye.B3 Rte.B2 ← Rxe.B2 + Rye.B2 Rte.B1 ← Rxe.B1 + Rye.B1 Rte.B0 ← Rxe.B0 + Rye.B0	
[TF].ADD.[SP][AM].8B	Rte, Rxe, Rye	Do operation only if T/F condition is satisfied in FO	O None

MPYA - Multiply Accumulate to the control of the co

000) Fncoding 31 30 29 282726252423222120191817161514131211110987 Group S/P Unit MAUopcode Rte 10 Rx Ry

0 2 9

None None None None None Quad Bytes Rte, Rx, Ry Do operation only if T/F condition is satisfied in ACFs None Dual Halfwords Rte, Rx, Ry Rto||Rte ← Rto||Rte + (Rx * Ry)
Rte, Rx, Ry Do operation only if T/F condition is satisfied in ACFs Do operation only if T/F condition is satisfied in F0 Rte, Rx, Ry Do operation below but do not affect ACFs Rte, Rx, Ry Do operation below but do not affect ACFs Rte, Rx, Ry Rto ← Rto + (Rx.H1 * Ry.H1) Rte ← Rte + (Rx.H0 * Ry.H0) Rte, Rx, Ry Do operation below but do not affect ACFs Rte, Rx, Ry Rto.H1 + Rto.H1 + (Rx.B3 * Rv.B3) Rto.H1 ← Rto.H1 + (Rx.B3 * Ry.B3) Rto.H0 ← Rto.H0 + (Rx.B2 * Ry.B2) Rte.H1 ← Rte.H1 + (Rx.B1 * Ry.B1) Rte.H0 ← Rte.H0 + (Rx.B0 * Ry.B0) Operands Operation Rte, Rx, Ry MPYA[CNVZ].[SP]M.4[SU]B MPYA[CNVZ].[SP]M.1[SU]W MPYA[CNVZ].[SP]M.2[SU]H TFJ.MPYA.[SP]M.2[SU]H TF].MPYA.[SP]M.1[SU]W [TF].MPYA.[SP]M.4[SU]B MPYA.[SP]M.2[SU]H Syntax/Operation Instruction

Arithmetic Scalar Flags Affected (on least significant operation)

C = Not affected

N = MSB of result

V = Not affected

Z = 1 if result is zero, 0 otherwise

Cycles: 2

Instruction Group **Arithmetic Execution Unit**

01 = MAU 00 = ALU

10 = DSU

11 = Reserved

basba7

11 = Arithmetic/Logical (ALU, MAU, DSU)

10 = Load/Store (LU, SU)

01 = Flow Control 00 = Reserved

Mpack - Multiply Data Packing

001 = 2 Halfwords (2H)000 = Reserved

010 = 1 Word (1W)

011 = Reserved

100 = Reserved

101 = 4 Halfwords (4H) for MPYH and MPYL 110 ≈ Reserved

111 = Reserved

SP/PE Select 0 = SP

1 = PE

